The negative effect of electromigration on signal and power line lifetime and functional reliability is an increasingly important problem for the physical design of integrated circuits. We present a new approach that addresses this electromigration issue by considering current density and inhomogeneous current-flow within arbitrarily shaped metallization patterns during physical design. Our proposed methodology is based on a post-route modification of critical layout structures that utilizes current-density data from a previously performed current-density verification. It is especially tailored to overcome the lack of current-flow consideration within existing routing tools. We also present experimental results obtained after successfully integrating our methodology into a commercial IC design flow.
INTRODUCTION
The damage of interconnect wires and vias due to electromigration is one of the most aggravating reliability problems to cope with in physical design for sub-micron IC metallization patterns. * This work was partially supported by the German BMBF Research Project EKompass-Leonidas, Grant number 01M3060A.
The electromigration failure effect within solid conductors is primarily caused by excessive current-density stress combined with high operating temperatures, large temperature gradients, mechanical stress and a process-and layout-dependent distribution of material transport paths [11, 12] . The flow of electrons interacts with the lattice of the conductor material, thereby removing metal atoms from their lattice positions and driving them into the direction of the current-flow. This causes the creation of material voids as well as hillocks and whiskers, resulting in either a slow drift of circuit parameters, an open circuit or even a short with neighboring wires.
In 1969 Black [2] formulated an empirical relation between meantime-to-failure and current density, temperature as well as processand material-dependent properties ("Black's Law"). The meantime-to-failure also depends on the current wave form as reported in [7, 8] . Our proposed methodology focuses on current density as the driving design constraint for electromigration failure avoidance.
There exist three approaches to address the problem of designing reliable interconnect systems with regard to electromigration. Firstly, while using standard routing tools, a critical net is assigned to an "assumed save" net class. However, this most likely creates a high percentage of over-designed (i.e., route space wasting) net segments without any guarantee of current-density correctness. Secondly, the routing is performed with a current-flow-aware and hence current-density-driven wire planning and routing tool (e.g., [1, 6] ). Here, one of the problems is the determination of segmentspecific current data prior to routing.
A third approach introduced in this paper performs a post-route cross-section area adjustment of critical interconnect structures within tree-based nets. It utilizes layout-based current-density data for correct wire and via (array) sizing by using any available currentdensity calculation tool (e.g., [3, 10] ). In contrast to published solutions for post-route layout modification of power and ground nets (e.g., [13] ), our approach is not restricted to single-layer manhattanstyle layouts and, hence, it is applicable to any type of nets, including analog and digital signal nets.
OVERVIEW
The design flow of our approach is depicted in Fig. 1 . After floorplanning, placement and routing, a verification of current densities is performed in order to identify regions with excessive currentdensity stress [3] . The terminal current values required for a currentdensity calculation are obtained from a prior simulation of analogand mixed-signal circuits or a current estimation within digital circuits [3, 6, 10] . Based on these provided current data, our methodology utilizes a newly introduced design stage -the current-densitydriven layout decompaction. During layout decomposition (Section 3.1), all segments of a net are identified based on the net topology. A net segment contains only one current-source and one current-sink, thus it can be treated independently from all other net segments. Therefore, the calculation of the current-density-correct cross-section area of all excessively stressed and hence critical wires and via (arrays) is performed using only one worst case current value derived from the supplied current-density data (Section 3.2).
So called "support polygons" are added to critical net terminals and corner layout sections to reduce local current-density stress and to improve the homogeneity of the current-flow (Section 3.3).
The final layout decompaction (Section 3.4) is performed utilizing an appropriate decompaction tool (e.g., [5] ). Thereby, all layout structures are subject to decompaction in order to accommodate their previously assigned geometrical decompaction dimensions. In case there are remaining current-density violations, a manual layout modification is applied.
DECOMPACTION APPROACH

Layout Decomposition
Several polygon decomposition algorithms have been published in the literature [4, 9] . These decomposition algorithms require additional guidance points within polygons to mark layout Steiner points. They are also limited to only one routing layer. Our proposed algorithm does not have these limitations (Alg. 1, Fig. 2 ).
At first, basic layout-based net connectivity information is obtained (Alg. 1, lines 1-2). The layout is dissected afterwards into smaller pieces (so called "sub-elements") using a coarse mesh triangulation of metallization polygon surface points (line 4). All 
Wire and Via Array Sizing
With a predefined interconnect lifetime and design temperature (i.e., actual working temperature of the chip) T , a net segment is current-density-critical if it contains one or more wires or via (arrays) with a local current density j wire/via fulfilling either
or
The terms jmax,eq(T ) and j max,peak (T ) represent the temperaturedependent maximum permissible current density for an equivalent/ peak current at design temperature T [8] .
The worst case segment current i s,eq/peak used for sizing of critical wires and via (arrays) is derived from a hole-and loop-free segment and from the type of supplied current-density data such as equivalent or peak current density. Hence, i s,eq/peak either represents a worst case equivalent current is,eq or a worst case peak 3: for all metallization polygons i ∈ S Met do 4: Create sub-elements j by coarse mesh triangulation. 5: for all created sub-elements j in i do 6: Determine the geometrical mid-point of j and connect it with all mid-points of edge sharing neighbors.
Algorithm 1 Algorithm for Net Layout Decomposition
7: end for
Break all loops by removing one mid-point connection within each loop.
10: end if
11: Retrieve sub-elements within via (arrays) and net terminals. 12: for sub-elements j assigned to either via (array) k or net terminal k do
13:
Reduce mid-point connections within k to only one commonly shared mid point P shared .
14:
Re-connect all outgoing mid-point connections of k to P shared . 19: end for 20: Retrieve all net segments n considering all SP and using extracted net connectivity information. current i s,peak . For a given current-density progression function jwire(w) derived from the provided current-density data, i s,eq/peak is determined using wire width ws, and the nominal layer height hnom:
The 
The determination of the design-temperature-dependent target wire width w(T ) used for later decompaction of a critical wire must also consider process-dependent variations of minimum layer height hmin and wire width ∆w as well as a temperature scaling factor f (T ) considering the case T = T ref , and an etch loss w etch :
If T = T ref , a temperature scaling of j in Black's Law [2] is required in order to ensure equal interconnect lifetimes for different design temperatures [2, 11] . Based on Black's Law, a temperature scaling factor f (T ) is determined by
with Ea = activation energy for the electromigration failure process, n = 2 according to [2] , and k = Boltzmann constant. After the determination and assignment of correct wire widths for decompaction, all current-density-critical vias must be adjusted as well in order to meet the current-density constraints. A via (array) is considered to be current-density-critical if it contains at least one single via that encounters excessive current-density stress according to Eqs. (1) and (2). The temperature-dependent number of single vias nvia(T ) required within a via (array) is determined by
where ivia array represents the worst case current value the via (array) must carry reliably, i single via the current-density-correct current value of a single via, and f (T ) of Eq. (6). The term g(H) accounts for inhomogeneous current-flow within the via array and is set to g(H) = (1.0 − 1.2) in case of an "assumed" homogeneous current-flow within the critical via array (e.g., straight connecting wires with a wire width equal to via array width). For wires with a wire width not equal to via array width and for orthogonal connecting wires, g(H) is set to g(H) = (1.2 − 1.8) as determined by our FEM simulations.
Addition of Support Polygons
Support polygons are added to critical net terminals (triangle and rectangle polygons) and at all critical orthogonal layout corners (triangle polygons) to reduce local current-density stress (Figs. 3, 4) .
Depending on the position of the net terminal connecting wire, either one or two support polygons are created and added. The current-flow vector obtained from the given current-density data and the position of the connecting wire are both used to determine whether one or two support polygons are required. Two polygons are added if the current-flow vector and the terminal-mid-point to exit-point vector are parallel [ Fig. 3(a) ]. Otherwise, only one polygon is added at the edge towards the attached wire [ Fig. 3(b) ].
Layout Decompaction
Prior to the final decompaction step, the relative positions of all segment-connecting Steiner points are fixated in order to preserve the net topology during the subsequent layout modification step. This is required to ensure the validity of ieq and i peak in Eq. (4).
The final layout decompaction with cross-section area adjustment can be performed with any decompaction tool capable of (1) simultaneous compaction and decompaction of layout structures such as wires, polygons and via (arrays), (2) preserving the net topology during layout compaction and decompaction, and (3) considering additional design constraints (such as matching or timing constraints). The final result of the current-density-correct layout decompaction of the example in Fig. 2(a) is depicted in Fig. 4 . • support polygons were inserted at critical layout corners to reduce local current-density stress.
RESULTS
The described algorithms were implemented in about 20,000 lines of C++ and vendor specific code for a commercial IC design framework. The commercial layout compaction tool Cambio-XT [5] was used for layout decompaction. The current-density data was gained from a current-density calculation tool published in [3] .
Due to the lack of standard benchmarks, all conducted tests used several analog-and mixed-signal cell layouts from two commercial chip designs of different process technologies. The cells contained an adequate range of regular and highly specialized nets such as ESD protection nets, power and ground nets as well as analog endstage circuitry ( Table 1) .
The results gained after the application of our proposed methodology are depicted in Table 2 . The number of current-density violations dropped down dramatically for all cells. Violations within net terminals and corners were eliminated in most cases after adding support polygons. The few remaining violations within via (arrays) and wire segments were observed in layout regions with a high degree of inhomogeneous current-flow. They were all eliminated by manual layout modifications.
In Table 2 , the decompaction of interconnect structures resulted in an increase of net area (i.e., wire and via area) of all considered cells. Specifically, the net area increase of cell G was caused by nets with "inappropriate topologies" created by a current-flowunaware routing tool. The required insertion of support polygons at net terminals and critical layout corners contributed with about (8 − 21)% to the overall net area increase. The cell area of cells C, E and F remained constant due to spacious bipolar devices.
With regards to the limitations of our approach, our solution primarily focuses on the fulfillment of current-density constraints. The fulfillment of other (i.e., process-dependent) design constraints has to be maintained by the used layout compaction tool.
Any change of the net topology after a performed current-density calculation would cause the current-density data used in Eq. (3) to become invalid. Hence, the net topology has to be preserved during layout decompaction.
The layout of net terminals cannot be decompacted due to the fixed layout of devices. This type of current-density violation requires a manual modification or an exchange of the affected device. Table 2 : Experimental results using a Sun Fire 280R (Time: PO = layout decomposition, WS = wire/via sizing and support polygon addition, PA = layout decompaction, Current-Density Violation Flags: T = terminal, V = via, W = wire, Area: AU = area units).
ACKNOWLEDGMENTS
